SymbiFlow Verilog to XML (V2X)

Table Of Contents

dsp_modes test

Test for “DSP style” block with multiple different modes.

The modes possible are;

• Combinational only (IE dsp_combinational).

• Register on one input (IE dsp_partial_registered).

• Register on all inputs (IE dsp_in_registered).

• Register on outputs (IE dsp_out_registered).

• Register on both inputs and outputs (with same clock) (IE dsp_inout_registered).

• Register on both inputs and outputs (with independent clocks) (IE dsp_inout_registered_dualclk).

• Register on both inputs and outputs (with independent clocks) (IE dsp_inout_registered_dualclk).

Blackbox detection

• [ ] model of the leaf pb_type is generated

• [ ] leaf pb_type XML is generated

• [ ] all dependency models and pb_types are included in the output files

Modes generation

• [ ] all the modes from list defined with MODES attribute

• [ ] mode setting is included in pb_type generation (correct part of logic is used)

• [ ] modes connections are generated correctly

Table Of Contents

• dsp_modes test
  • Blackbox detection
  • Modes generation

arrow_back

Previous

dsp_partial_registered test

arrow_forward

Next

Clock Examples